ログイン
言語:

WEKO3

  • トップ
  • コミュニティ
  • ランキング
AND
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

{"_buckets": {"deposit": "75886c3b-ec3b-4fd2-a206-dba5ddaa3f69"}, "_deposit": {"id": "1887", "owners": [], "pid": {"revision_id": 0, "type": "depid", "value": "1887"}, "status": "published"}, "_oai": {"id": "oai:niigata-u.repo.nii.ac.jp:00001887"}, "item_5_biblio_info_6": {"attribute_name": "\u66f8\u8a8c\u60c5\u5831", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2001-08", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "8", "bibliographicPageEnd": "1959", "bibliographicPageStart": "1951", "bibliographicVolumeNumber": "E84-A", "bibliographic_titles": [{"bibliographic_title": "IEICE transactions on fundamentals of electronics, communications and computer sciences"}, {"bibliographic_title": "IEICE transactions on fundamentals of electronics, communications and computer sciences", "bibliographic_titleLang": "en"}]}]}, "item_5_description_4": {"attribute_name": "\u6284\u9332", "attribute_value_mlt": [{"subitem_description": "A unified polyphase representation of analysis and synthesis filter banks is introduced in this paper, and then the efficient implementation on digital signal processors (DSP) is investigated. Especially, the number of memory accesses, power consumption, processing accuracy and the required instruction cycles are discussed. Firstly, a unified representation is given, and then two types of procedures, SIMO system-based and MISO system-based procedures, are shown, where SIMO and MISO are abbreviations for single-input/multiple-output and multiple-input/single-output, respectively. These procedures are compared to each other. It is shown that the number of data load in SIMO system-based procedure is a half of that in MISO system-based procedure for two-channel filter banks. The implementation of M-channel filter banks is also discussed.", "subitem_description_type": "Abstract"}]}, "item_5_full_name_3": {"attribute_name": "\u8457\u8005\u5225\u540d", "attribute_value_mlt": [{"nameIdentifiers": [{"nameIdentifier": "6076", "nameIdentifierScheme": "WEKO"}], "names": [{"name": "\u6751\u677e, \u6b63\u543e"}]}, {"nameIdentifiers": [{"nameIdentifier": "6077", "nameIdentifierScheme": "WEKO"}], "names": [{"name": "\u83ca\u6c60, \u4e45\u548c"}]}]}, "item_5_publisher_7": {"attribute_name": "\u51fa\u7248\u8005", "attribute_value_mlt": [{"subitem_publisher": "The Institute of Electronics, Information and Communication Engineers"}]}, "item_5_relation_31": {"attribute_name": "\u7570\u7248\u3067\u3042\u308b", "attribute_value_mlt": [{"subitem_relation_type": "isVersionOf", "subitem_relation_type_id": {"subitem_relation_type_id_text": "http://www.ieice.org/jpn/trans_online/", "subitem_relation_type_select": "URI"}}]}, "item_5_rights_15": {"attribute_name": "\u6a29\u5229", "attribute_value_mlt": [{"subitem_rights": "copyright\u00a92001 IEICE"}]}, "item_5_select_19": {"attribute_name": "\u8457\u8005\u7248\u30d5\u30e9\u30b0", "attribute_value_mlt": [{"subitem_select_item": "publisher"}]}, "item_5_source_id_11": {"attribute_name": "\u66f8\u8a8c\u30ec\u30b3\u30fc\u30c9ID", "attribute_value_mlt": [{"subitem_source_identifier": "AA10826239", "subitem_source_identifier_type": "NCID"}]}, "item_5_source_id_9": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "09168508", "subitem_source_identifier_type": "ISSN"}]}, "item_creator": {"attribute_name": "\u8457\u8005", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "Mizutani, Naoki"}], "nameIdentifiers": [{"nameIdentifier": "6073", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Muramatsu, Shogo"}], "nameIdentifiers": [{"nameIdentifier": "6074", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Kikuchi, Hisakazu"}], "nameIdentifiers": [{"nameIdentifier": "6075", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "\u30d5\u30a1\u30a4\u30eb\u60c5\u5831", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2019-07-29"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "e84-a_8_1951.pdf", "filesize": [{"value": "1.2 MB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 1200000.0, "url": {"label": "e84-a_8_1951.pdf", "url": "https://niigata-u.repo.nii.ac.jp/record/1887/files/e84-a_8_1951.pdf"}, "version_id": "348d71bd-9578-4523-bec5-6563b10503a3"}]}, "item_keyword": {"attribute_name": "\u30ad\u30fc\u30ef\u30fc\u30c9", "attribute_value_mlt": [{"subitem_subject": "digital signal processor (DSP)", "subitem_subject_scheme": "Other"}, {"subitem_subject": "filter bank", "subitem_subject_scheme": "Other"}, {"subitem_subject": "wavelet transform", "subitem_subject_scheme": "Other"}, {"subitem_subject": "multiplier and accumulator (MAC)", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "\u8a00\u8a9e", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "\u8cc7\u6e90\u30bf\u30a4\u30d7", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures", "item_titles": {"attribute_name": "\u30bf\u30a4\u30c8\u30eb", "attribute_value_mlt": [{"subitem_title": "Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures"}, {"subitem_title": "Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures", "subitem_title_language": "en"}]}, "item_type_id": "5", "owner": "1", "path": ["453/454", "423/424/425"], "permalink_uri": "http://hdl.handle.net/10191/6497", "pubdate": {"attribute_name": "\u516c\u958b\u65e5", "attribute_value": "2008-07-17"}, "publish_date": "2008-07-17", "publish_status": "0", "recid": "1887", "relation": {}, "relation_version_is_last": true, "title": ["Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures"], "weko_shared_id": null}
  1. 060 工学部
  2. 10 学術雑誌論文
  3. 10 査読済論文
  1. 0 資料タイプ別
  2. 01 学術雑誌論文

Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures

http://hdl.handle.net/10191/6497
73cd76ae-069e-44f9-ae92-a51c6fdd41e2
名前 / ファイル ライセンス アクション
e84-a_8_1951.pdf e84-a_8_1951.pdf (1.2 MB)
Item type 学術雑誌論文 / Journal Article(1)
公開日 2008-07-17
タイトル
タイトル Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures
タイトル
言語 en
タイトル Memory Access Estimation of Filter Bank Implementation on Different DSP Architectures
言語
言語 eng
キーワード
主題Scheme Other
主題 digital signal processor (DSP)
キーワード
主題Scheme Other
主題 filter bank
キーワード
主題Scheme Other
主題 wavelet transform
キーワード
主題Scheme Other
主題 multiplier and accumulator (MAC)
資源タイプ
資源 http://purl.org/coar/resource_type/c_6501
タイプ journal article
著者 Mizutani, Naoki

× Mizutani, Naoki

WEKO 6073

Mizutani, Naoki

Search repository
Muramatsu, Shogo

× Muramatsu, Shogo

WEKO 6074

Muramatsu, Shogo

Search repository
Kikuchi, Hisakazu

× Kikuchi, Hisakazu

WEKO 6075

Kikuchi, Hisakazu

Search repository
著者別名
識別子
識別子 6076
識別子Scheme WEKO
姓名
姓名 村松, 正吾
著者別名
識別子
識別子 6077
識別子Scheme WEKO
姓名
姓名 菊池, 久和
抄録
内容記述タイプ Abstract
内容記述 A unified polyphase representation of analysis and synthesis filter banks is introduced in this paper, and then the efficient implementation on digital signal processors (DSP) is investigated. Especially, the number of memory accesses, power consumption, processing accuracy and the required instruction cycles are discussed. Firstly, a unified representation is given, and then two types of procedures, SIMO system-based and MISO system-based procedures, are shown, where SIMO and MISO are abbreviations for single-input/multiple-output and multiple-input/single-output, respectively. These procedures are compared to each other. It is shown that the number of data load in SIMO system-based procedure is a half of that in MISO system-based procedure for two-channel filter banks. The implementation of M-channel filter banks is also discussed.
書誌情報 IEICE transactions on fundamentals of electronics, communications and computer sciences
en : IEICE transactions on fundamentals of electronics, communications and computer sciences

巻 E84-A, 号 8, p. 1951-1959, 発行日 2001-08
出版者
出版者 The Institute of Electronics, Information and Communication Engineers
ISSN
収録物識別子タイプ ISSN
収録物識別子 09168508
書誌レコードID
収録物識別子タイプ NCID
収録物識別子 AA10826239
権利
権利情報 copyright©2001 IEICE
著者版フラグ
値 publisher
異版である
関連タイプ isVersionOf
関連識別子
識別子タイプ URI
関連識別子 http://www.ieice.org/jpn/trans_online/
戻る
0
views
See details
Views

Versions

Ver.1 2021-03-01 20:51:09.470486
Show All versions

Share

Mendeley CiteULike Twitter Facebook Print Addthis

Cite as

Export

OAI-PMH
  • OAI-PMH JPCOAR
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX

Confirm


Powered by CERN Data Centre & Invenio


Powered by CERN Data Centre & Invenio